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Abstract: Timed automata and timed finite state machins (TFSMs) have been proposed to
represent more accurately the behaviour of systems in continuous time. Recently, we introduced
a model of TFSMs that extends the expressive power of FSMs by introducing a single clock,
timed guards which restrict when the input/output transitions may happen, and timeouts on
the transitions. We derived an abstraction procedure to convert a TFSM into an equivalent
untimed FSM. Here, we extend the model with output timeouts and derive a minimal form
for deterministic TFSMs that reduces the number of states, the number of transitions and the
timeout values at each state.
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1. INTRODUCTION
Finite Automata (FA) and Finite State Machines (FSMs)
are formal models of computation widely used in the
theory and the practice of engineering and computer
science, in application domains ranging from the study
of computation and languages, sequential circuits design,
communication protocols, embedded and reactive systems,
software engineering, compilers, to biological modelling.
Finite Automata are language acceptors (also called recog-
nizers or sequence detectors) and produce a binary output,
indicating whether or not the received input is accepted.
Extensions of the standard classes of FA with time con-
straints have been proposed since the 90s, to represent
more accurately the behaviour of systems in real time.
Timed Automata (TA) are such an example: they are finite
automata augmented with a number of resettable real-
time clocks, whose transitions are triggered by predicates
over clock values (Alur and Dill, 1994). Timed automata
include many variants (e.g., timed automata with a single
clock that is reset at each transition Dima (2001)).
Finite state machines are language transducers that gen-
erate an output based on a given input and/or a state
using actions, and are typically used to represent dynam-
ical systems in control theory and in sequential circuits
design. Timed models of FSMs are more recent and have
been proposed in the literature by the introduction of
time constraints such as timed guards or timeouts. Timed
guards restrict the input/output transitions to happen
within given time intervals. The meaning of timeouts is the
following: if no input is applied at a current state for some
timeout period, the timed FSM moves from the current
state to another state using a timeout function. In partic-
ular, the timed FSMs proposed in Gromov et al. (2009) and
El-Fakih et al. (2013, 2014) have the following features: one
clock variable, time constraints to limit the time elapsed at
a state, and clock reset when a transition is executed. The
timed FSMs proposed in Merayo et al. (2008) and Hierons
et al. (2009) have the following features: one clock variable,
time constraints to limit the time elapsed when an output
has to be produced after an input has been applied to the
FSM, clock reset when an output is produced, timeouts.
In Bresolin et al. (2014) we proposed a timed FSM model
with a single clock that includes both timed guards and
timeouts, compared its expressive power with previous
TFSM models and derived an abstraction procedure to
convert a TFSM into an equivalent untimed FSM. In this
paper, we continue our investigation on such a TFSM
model by extending it with output timeouts and by de-
riving a minimal form for deterministic TFSM that re-
duces the number of states, the number of transitions and
the timeout values at each state. Minimality is a useful
property in applications, e.g., methods for test derivation
usually take a minimal specification as an input, otherwise
tests become much longer. Preliminary results were pub-
lished in a reference in Russian (Tvardovskii et al., 2017).
2. REDUCTION OF TIMED TRANSITION SYSTEMS
Since the 90s there have been investigations on the min-
imization of timed automata, meaning the reduction of
their resources in the form of states, transitions, clocks
and constants used in guards. State minimization has led
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to defining regions of equivalent states by the introduc-
tion of quotient operations with respect to bisimulation
equivalence (Alur et al., 1992; Yannakakis and Lee, 1997).
Springintveld and Vaandrager (1996) introduced a class of
automata called minimizable whose clocks have bounded
time domains, from which minimal ones can be derived by
bisimulation. The removal of inactive clocks (in a discrete
state they are reset before being tested) has been consid-
ered by C. Daws (1996). Computing the minimum number
of clocks or the smallest guard constants has been shown
to be undecidable by Tripakis (2006). In the same paper,
it is mentioned as an open problem the minimization of
the number of discrete states, and the trade-off between
the discrete states vs. an increase of the number of clocks
or of the size of the constants.
In the context of discrete event system specification
(DEVS), a formalism called Timed Sequential Machines
(TSMs) was introduced by Giambiasi (2014). TSMs have
stable and transitory states, where the latter have a finite
lifetime at whose expiration an internal transition with
output emission takes place, if no external event occured
before the lifetime expiration; stable states have an infinite
lifetime and react only to external events by transiting to
the next state. Methods were proposed for the minimiza-
tion of finite-state completely and incompletely specified
TSMs, extending the standard algorithms of the litera-
ture for completely and incompletely specified FSMs (Rho
et al., 1994; Kam et al., 1997).
3. PRELIMINARIES
In this section we introduce the definitions and notations
used throughout the paper. Given a finite alphabet A, a
timed symbol is a pair (a, t) where t ∈ R is called the
delay of the symbol a ∈ A. A timed sequence is then
defined as a finite sequence (a1, t1)(a2, t2)(a3, t3) . . . of
timed symbols where the delays ti are non-negative. An
FSM with timed guards and timeouts (TFSM) is an FSM
annotated with a clock that operates by reading a timed
input sequence (i1, t1)(i2, t2) . . . (ik, tk) defined on some
input alphabet I, and producing a corresponding timed
output sequence (o1, t1) (o2, t2) . . . (ok, tk) on some output
alphabet O. The clock is a real number that measures
the time delay at a state, and its value is reset to zero
when a transition is executed. Our TFSM model has input
and output timeouts and input timed guards, and extends
the ones in Bresolin et al. (2014) with the addition of
output timeouts. When an input timeout expires at state s,
the TFSM spontaneously moves to another state. A good
example is a mobile phone when the screen becomes dark
if there is no touch or pressed button for a number of time
units, i.e., no input is applied. Input timed guards describe
the behavior at a given state for inputs which arrive at
different time instants. An output timeout describes how
long an applied input is processed at a given state before
the related output is emitted. Correspondingly, a TFSM
is a 5-tuple S = (I, S,O, λS ,∆S) where I and O are input
and output alphabets, S is a finite non-empty set of states,
λS ⊆ (S × I × O × S × Π × Z) is the transition relation
(behavior) and ∆S is the timeout function. The set Π is a
set of input timed guards, and Z is a set of output delays
which are nonnegative integers. The timeout function is a
function ∆S : S → S × (N ∪ {∞}) where N is the set of
s0
s1
s2
s3
i, [0, 1)/(o1, 1)
i, [1, 2)/(o2, 3)
2
i, [0, 1)/(o2, 3)
i, [1,∞)/(o3, 1)
i, [0, 1)/(o2, 3)
i, [1,∞)/(o3, 1)
i, [0, 1)/(o3, 1)
i, [1,∞)/(o3, 1)
Fig. 1. Example of a TFSM with timed guards, timeouts
and output delays.
nonnegative integers: for each state this function specifies
the maximum time to wait for an input. An input timed
guard g ∈ Π describes the time domain when a transition
can be executed and is given in the form of a bounded
interval min,max from [0, T ), where ∈ {(, [},  ∈ {), ]}
and T is the value of the (input) timeout at the current
state. An output delay defines how long does it take to
produce an output after applying an input. The transition
(s, i, o, s′, g, d) ∈ S × I × O × S × Π × Z means that the
TFSM S being at state s accepts an input i applied at
time t ∈ g measured from the moment when TFSM S
entered state s. Upon reception of i, the clock is set to
zero and S produces output o after d time units counted
from the moment when the input has been applied; the
clock is then reset to zero to start measuring the delay of
the next timed input. Given state s of a TFSM S such that
∆S(s) = (s
′, T ), if no input is applied before the timeout
T expires, the TFSM S moves to state s′ and the clock is
set to zero.
We would like to emphasize that in our definition TFSMs
are non-initialized : there is no notion of initial state, and
the execution of the machine can start from any state in S.
In the following, we also briefly consider initialized TFSMs
equipped with an initial state s0 ∈ S: in this case the
execution of the machine should start from state s0.
Figure 1 shows an example of an unitialized TFSM with
four states, one input symbol i and three output symbols
o1, o2, o3. The label “2” on the transition from s0 to s3
represents a timeout ∆S(s0) = (s3, 2) for the state s0. For
all the other states the value of the timeout is ∞ (i.e., no
timeouts).
A TFSM is complete if for each state s and timed input
(i, t) there exists at least one transition (s, i, o, s′, g, d)
such that t ∈ g, and it is deterministic if there exists
at most one such transition. Hence, in a complete and
deterministic TFSM there exists exactly one transition
that can be activated for every input and time instant.
Given two complete and deterministic TFSMs S and P and
their states s and p, states s and p are equivalent if the
output responses at these states coincide for each timed
input sequence; otherwise, the states are distinguishable.
TFSM S is state-reduced if the states of the TFSM are
pairwise distinguishable. Two non-initialized complete de-
IFAC WODES 2018
May 30 - June 1, 2018. Sorrento Coast, Italy
487
 Davide Bresolin  et al. / IFAC PapersOnLine 51-7 (2018) 486–492 487
to defining regions of equivalent states by the introduc-
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to be undecidable by Tripakis (2006). In the same paper,
it is mentioned as an open problem the minimization of
the number of discrete states, and the trade-off between
the discrete states vs. an increase of the number of clocks
or of the size of the constants.
In the context of discrete event system specification
(DEVS), a formalism called Timed Sequential Machines
(TSMs) was introduced by Giambiasi (2014). TSMs have
stable and transitory states, where the latter have a finite
lifetime at whose expiration an internal transition with
output emission takes place, if no external event occured
before the lifetime expiration; stable states have an infinite
lifetime and react only to external events by transiting to
the next state. Methods were proposed for the minimiza-
tion of finite-state completely and incompletely specified
TSMs, extending the standard algorithms of the litera-
ture for completely and incompletely specified FSMs (Rho
et al., 1994; Kam et al., 1997).
3. PRELIMINARIES
In this section we introduce the definitions and notations
used throughout the paper. Given a finite alphabet A, a
timed symbol is a pair (a, t) where t ∈ R is called the
delay of the symbol a ∈ A. A timed sequence is then
defined as a finite sequence (a1, t1)(a2, t2)(a3, t3) . . . of
timed symbols where the delays ti are non-negative. An
FSM with timed guards and timeouts (TFSM) is an FSM
annotated with a clock that operates by reading a timed
input sequence (i1, t1)(i2, t2) . . . (ik, tk) defined on some
input alphabet I, and producing a corresponding timed
output sequence (o1, t1) (o2, t2) . . . (ok, tk) on some output
alphabet O. The clock is a real number that measures
the time delay at a state, and its value is reset to zero
when a transition is executed. Our TFSM model has input
and output timeouts and input timed guards, and extends
the ones in Bresolin et al. (2014) with the addition of
output timeouts. When an input timeout expires at state s,
the TFSM spontaneously moves to another state. A good
example is a mobile phone when the screen becomes dark
if there is no touch or pressed button for a number of time
units, i.e., no input is applied. Input timed guards describe
the behavior at a given state for inputs which arrive at
different time instants. An output timeout describes how
long an applied input is processed at a given state before
the related output is emitted. Correspondingly, a TFSM
is a 5-tuple S = (I, S,O, λS ,∆S) where I and O are input
and output alphabets, S is a finite non-empty set of states,
λS ⊆ (S × I × O × S × Π × Z) is the transition relation
(behavior) and ∆S is the timeout function. The set Π is a
set of input timed guards, and Z is a set of output delays
which are nonnegative integers. The timeout function is a
function ∆S : S → S × (N ∪ {∞}) where N is the set of
s0
s1
s2
s3
i, [0, 1)/(o1, 1)
i, [1, 2)/(o2, 3)
2
i, [0, 1)/(o2, 3)
i, [1,∞)/(o3, 1)
i, [0, 1)/(o2, 3)
i, [1,∞)/(o3, 1)
i, [0, 1)/(o3, 1)
i, [1,∞)/(o3, 1)
Fig. 1. Example of a TFSM with timed guards, timeouts
and output delays.
nonnegative integers: for each state this function specifies
the maximum time to wait for an input. An input timed
guard g ∈ Π describes the time domain when a transition
can be executed and is given in the form of a bounded
interval min,max from [0, T ), where ∈ {(, [},  ∈ {), ]}
and T is the value of the (input) timeout at the current
state. An output delay defines how long does it take to
produce an output after applying an input. The transition
(s, i, o, s′, g, d) ∈ S × I × O × S × Π × Z means that the
TFSM S being at state s accepts an input i applied at
time t ∈ g measured from the moment when TFSM S
entered state s. Upon reception of i, the clock is set to
zero and S produces output o after d time units counted
from the moment when the input has been applied; the
clock is then reset to zero to start measuring the delay of
the next timed input. Given state s of a TFSM S such that
∆S(s) = (s
′, T ), if no input is applied before the timeout
T expires, the TFSM S moves to state s′ and the clock is
set to zero.
We would like to emphasize that in our definition TFSMs
are non-initialized : there is no notion of initial state, and
the execution of the machine can start from any state in S.
In the following, we also briefly consider initialized TFSMs
equipped with an initial state s0 ∈ S: in this case the
execution of the machine should start from state s0.
Figure 1 shows an example of an unitialized TFSM with
four states, one input symbol i and three output symbols
o1, o2, o3. The label “2” on the transition from s0 to s3
represents a timeout ∆S(s0) = (s3, 2) for the state s0. For
all the other states the value of the timeout is ∞ (i.e., no
timeouts).
A TFSM is complete if for each state s and timed input
(i, t) there exists at least one transition (s, i, o, s′, g, d)
such that t ∈ g, and it is deterministic if there exists
at most one such transition. Hence, in a complete and
deterministic TFSM there exists exactly one transition
that can be activated for every input and time instant.
Given two complete and deterministic TFSMs S and P and
their states s and p, states s and p are equivalent if the
output responses at these states coincide for each timed
input sequence; otherwise, the states are distinguishable.
TFSM S is state-reduced if the states of the TFSM are
pairwise distinguishable. Two non-initialized complete de-
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s0
0
s0
(0, 1)
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1
s0
(1, 2)
s1
0
s1
(0, 1)
s1
1
s1
(1, 2)
s1
2
s1
(2,∞)
s2
0
s2
(0, 1)
s2
1
s2
(1, 2)
s2
2
s2
(2,∞)
s3
0
s3
(0, 1)
s3
1
s3
(1, 2)
s3
2
s3
(2,∞)
t/t
i/(o1, 1)
t/t
i/(o1, 1)
t/t
i/(o2, 3)
t/t
i/(o2, 3)
t/t
i/(o2, 3)
t/t
i/(o2, 3)
t/t
i/(o3, 1)
t/t
i/(o3, 1)
t/t
i/(o3, 1) i/(o3, 1)
t/t
t/t
i/(o2, 3)
t/t
i/(o2, 3)
t/t
i/(o3, 1)
t/t
i/(o3, 1)
t/t
i/(o3, 1)
i/(o3, 1)
t/t
t/t
i/(o3, 1)
t/t
i/(o3, 1)
t/t
i/(o3, 1)
i/(o3, 1)
t/t
i/(o3, 1)
t/t
i/(o3, 1)
t/t
Fig. 2. FSM abstraction of the TFSM of Figure 1.
terministic TFSMs S and P are equivalent if for each state
of TFSM S there exists an equivalent state of TFSM P, and
vice versa. Two initialized complete deterministic TFSMs
S and P are equivalent if their initial states are equivalent.
We are aware that strictly speaking non-initialized TFSMs
are non-deterministic because of the plurality of initial
states (so that the same input sequence may generate
different output sequences, according to the initial state),
but here we call them as deterministic if for a given initial
state and input sequence there is at most one output
sequence.
Two TFSMs S and P are isomorphic if there exists a
one-to-one correspondence H : S → P such that there
exists a transition (s, i, o, s′, g, d) ∈ λS if and only if
there exists a transition (H(s), i, o,H(s′), g, d) ∈ λS and
∆P (H(s)) = (H(s
′), T ) if ∆S(s) = (s′, T ).
Finally, an FSM is a 4-tuple S = (I, S,O, λS) where I and
O are input and output alphabets, S is a finite non-empty
set of states, λS ⊆ (S×I×O×S) is the transition relation
(behavior).
4. DERIVING THE FSM ABSTRACTION OF TFSM
The behavior of a TFSM can be adequately described
using a standard FSM that is called the FSM abstraction
of the TFSM and that is derived by extending the result in
Bresolin et al. (2014) to consider output delays as follows.
Given a complete deterministic TFSM S = (S, I,O, λS ,∆S),
and the largest finite bound of input timed guards B
and maximum output delay D, we derive the FSM ab-
straction of TFSM S as the FSM FSM (S) = (SFSM , I ∪
{t}, OFSM , λFSM ) where SFSM = {(s, 0), (s, (0, 1)), (s, 1),
(s, (1, 2)), . . . , (s,B−1), (s, (B−1, B)), (s,B), (s, (B,∞)) :
s ∈ S}, OFSM = {(o, 0), (o, 1), . . . , (o,D) : o ∈ O ∪ {t}}.
The input t is a special input of the FSM abstraction.
Given states (s, t), t = 0, . . . , B, of FSM FSM (S) and
input i, a transition ((s, t), i, (o, d), (s′, 0)) is a transition
of the FSM abstraction FSM (S) if and only if there exists
a transition (s, i, o, s′, g, d) ∈ λS such that t ∈ g. Given
states (s, h), h = (0, 1), . . . , (B − 1, B), (B,∞), of FSM
FSM (S) and input i, a transition ((s, h), i, (o, d), (s′, 0)) is
a transition of FSM (S) if and only if there exists a transi-
tion (s, i, o, s′, g, d) ∈ λS such that h ⊆ g. In other words,
transitions under input i ∈ I correspond to timed inputs
(i, t) where t is ‘hidden’ as the second item of states of the
FSM abstraction FSM (S). Transitions under the special
input t correspond to the clock change between non-integer
and integer values, or to a timeout transition between
states. Given state s such that ∆S(s) = (s
′, T ), transitions
((s, n), t, t, (s, (n, n + 1))) and ((s, (n − 1, n)), t, t, (s, n))
are in the transition relation λFSM if and only if n < T ;
transition ((s, (n− 1, n)), t, t, (s′, 0)) ∈ λFSM if and only if
n = T <∞. In Bresolin et al. (2014) it is shown that the
FSM abstraction of complete and deterministic TFSM S
is also complete and deterministic.
A timed input sequence α of TFSM S can be transformed
into a corresponding input sequence αFSM of the FSM
abstraction FSM (S). In this case, each timed input (i, t)
is replaced by sequence t, t, . . . , t, i, of inputs of the FSM
abstraction where the number of inputs t equals the
number of clock transitions between a non-integer and an
integer value for the time duration t. At the same time the
response of the FSM abstraction to sequence t, t, . . . , t, i
equals t, t, . . . , t, (o, d), where the number of inputs t is
the same as for the timed input (i, t) and (o, d) is the
response of the TFSM to timed input (i, t). Thus, the
output sequence of the FSM abstraction γFSM can be
transformed into a corresponding timed output sequence
γ by removing all outputs t. A pair that associates a timed
input sequence α with the corresponding timed output
senquence γ is called a timed trace. Using the results
in Bresolin et al. (2014) the following statement can be
established.
Proposition 1. A timed trace α/γ exists for TFSM S if
and only if there exists a trace αFSM /γFSM for the FSM
abstraction FSM (S).
Figure 2 shows the FSM abstraction of the TFSM S
from Figure 1, obtained by applying the above proce-
dure. In this case the largest finite bound of input timed
guards is B = 2, and thus the states of the abstraction
are of the form (si, 0), (si, (0, 1)), . . . , (si, 2), (si, (2,∞))
for i = 0, 1, 2, 3. The transition from state (s0, (1, 2))
to state (s3, 0) labelled with t/t represents the timeout
∆S(s0) = (s3, 2) of S: when the value of the clock is
equal to 2 the machine is forced to move to state s3. As
a consequence, state (s0, (2,∞)) is not included in the
abstraction. Conversely, the self-loops labelled with t/t
at states (s1, (2,∞)), (s2, (2,∞)) and (s3, (2,∞)) repre-
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sent the fact that states s1, s2 and s3 have no timeout
in the original TFSM. Transitions labelled with actual
input/output symbols start from states where the second
component is compatible with the timed guard in the
original timed transitions of S and end into states where
the second component is always 0, to represent the fact
that in a TFSM the clock is reset at every transition.
According to Proposition 1, all the trace features of a
TFSM are preserved for its FSM abstraction and thus, the
state equivalence of a TFSM can be analyzed based on a
standard FSM. However, states of this FSM abstraction
have the information about time properties which should
be taken into account when minimizing a TFSM. The
following statement establishes necessary and sufficient
conditions for two TFSM states to be equivalent.
Proposition 2. States s1 and s2 of TFSM S are equivalent
if and only if states (s1, 0) and (s2, 0) of the FSM abstrac-
tion FSM (S) are equivalent.
In fact, states s1 and s2 of TFSM S are equivalent if and
only if for each timed input sequence, the output sequences
at these states coincide. By Proposition 1, the latter means
that for each input sequence, the output responses at
states (s1, 0) and (s2, 0) of FSM (S) also coincide. Thus, the
conclusion about the state equivalence of a given TFSM
can be drawn based on its FSM abstraction using the usual
algorithms for checking FSM equivalence (Gill, 1962).
Our abstraction procedure may be compared with time-
abstracting bisimulations defined for timed automata,
which yield - by a quotient operation - a finite region
graph preserving satisfiability of formulas written in timed
computation tree logic (TCTL, see Tripakis and Yovine
(1996), Yovine (1998) and Tripakis and Yovine (2001)).
Our specific algorithm applies to transducers with a single
clock and preserves also output observational equivalence
(besides clock equivalence).
5. DERIVING MINIMAL FORM OF TFSM
According to Proposition 2, a procedure for deriving a
state-reduced form of a TFSM is then reduced to derive
the FSM abstraction FSM (S) of TFSM S and the partition
EFSM into equivalent states of the abstraction FSM (S).
When the original TFSM is complete and deterministic,
by construction, the corresponding FSM abstraction is also
complete and deterministic and thus the general procedure
for deriving the partition of an FSM into equivalent states
can be applied for minimizing FSM (S). In the second step
of the procedure the partition E into equivalent states of
TFSM S is derived: states s1 and s2 of TFSM S are in
the same class of E if and only if states (s1, 0) and (s2, 0)
are in the same class of EFSM . A state-reduced form of
S is derived using the partition E in the usual way. For
example, after applying the above procedure to TFSM S
in Figure 1, the TFSM in Figure 3 is obtained and this
TFSM is state-reduced and equivalent to S, i.e., it is a
state-reduced form of TFSM S.
All state-reduced forms of a TFSM S have the same num-
ber of states, but differently from complete deterministic
FSMs, in general, a state-reduced form of a TFSM is not
unique. The reason is that for timed FSMs not only the
state set should be minimized as it happens for standard
s0 s1
s3
i, [0, 1)/(o1, 1)
i, [1, 2)/(o2, 3)
2
i, [0, 1)/(o2, 3)
i, [1,∞)/(o3, 1)
i, [0, 1)/(o3, 1)
i, [1,∞)/(o3, 1)
Fig. 3. A state-reduced form of TFSM S in Figure 1.
FSMs but also timed guards and timeouts need to be
minimized too. In particular, in some cases, input timed
guards at some states could be merged as well as the value
of input timeouts could be minimized. For example, in
the following we will prove, by applying our minimization
procedure, that the timeout ∆S(s0) = (s3, 2) of the state-
reduced TFSM S in Figure 3 can be replaced with timeout
∆S(s0) = (s1, 1) without breaking the equivalence relation
between TFSMs in Figures 1 and 3. In Tvardovskii et al.
(2017), a class of time-reduced TFSMs for which time
aspects are also optimized is introduced.
An FSM with timed guards and timeouts S is time-reduced
if for each two transitions (s, i, o, s′, g1, d), (s, i, o, s′, g2, d) ∈
λS it holds that timed guards g1 and g2 cannot be merged
into a single guard, namely, that g1 ∪ g2 is not an interval
of the form min,max. Moreover, for each state s such
that ∆S(s) = (s
′, T ), it holds that for each state s′′ and
integer T ′ < T , TFSM S′ which is obtained from S by
replacing the timeout at state s by ∆S(s) = (s
′′, T ′), is not
equivalent to S. Given a deterministic complete TFSM S,
a state- and time-reduced TFSM P that is equivalent to S
is a minimal form of TFSM S.
If for two transitions (s, i, o, s′, g1, d), (s, i, o, s′, g2, d) ∈ λS
of TFSM S timed guards g1 and g2 can be merged into
a single guard, then these two transitions can be replaced
by a transition (s, i, o, s′, g1 ∪ g2, d). Minimal timeouts for
states of TFSM S can be found by analyzing the FSM
abstraction FSM (S). In order to find a minimal timeout at
state s, states (s, 1), . . . , (s, j), . . . of the FSM abstraction
are considered. If there exists a state (s′, 0) such that
states (s′, 0) and (s, j) are equivalent, then a transition
((s, (j − 1, j)), t, t, (s, j)) of FSM (S) can be replaced by
a transition ((s, (j − 1, j)), t, t, (s′, 0)). This means that
the timeout at state s of TFSM S can be replaced by
∆S(s) = (s
′, j) without changing the TFSM behavior.
Thus, for each state s, a minimal timeout that does not
change the behavior of the TFSM can be found.
Hence, given a TFSM S, a minimal form of S, i.e., a state-
time-reduced TFSM, can be derived using two operations:
(1) transitions under the same input where timed guards
can be merged should be replaced by a single transition;
(2) each timeout should be set to the minimum value.
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sent the fact that states s1, s2 and s3 have no timeout
in the original TFSM. Transitions labelled with actual
input/output symbols start from states where the second
component is compatible with the timed guard in the
original timed transitions of S and end into states where
the second component is always 0, to represent the fact
that in a TFSM the clock is reset at every transition.
According to Proposition 1, all the trace features of a
TFSM are preserved for its FSM abstraction and thus, the
state equivalence of a TFSM can be analyzed based on a
standard FSM. However, states of this FSM abstraction
have the information about time properties which should
be taken into account when minimizing a TFSM. The
following statement establishes necessary and sufficient
conditions for two TFSM states to be equivalent.
Proposition 2. States s1 and s2 of TFSM S are equivalent
if and only if states (s1, 0) and (s2, 0) of the FSM abstrac-
tion FSM (S) are equivalent.
In fact, states s1 and s2 of TFSM S are equivalent if and
only if for each timed input sequence, the output sequences
at these states coincide. By Proposition 1, the latter means
that for each input sequence, the output responses at
states (s1, 0) and (s2, 0) of FSM (S) also coincide. Thus, the
conclusion about the state equivalence of a given TFSM
can be drawn based on its FSM abstraction using the usual
algorithms for checking FSM equivalence (Gill, 1962).
Our abstraction procedure may be compared with time-
abstracting bisimulations defined for timed automata,
which yield - by a quotient operation - a finite region
graph preserving satisfiability of formulas written in timed
computation tree logic (TCTL, see Tripakis and Yovine
(1996), Yovine (1998) and Tripakis and Yovine (2001)).
Our specific algorithm applies to transducers with a single
clock and preserves also output observational equivalence
(besides clock equivalence).
5. DERIVING MINIMAL FORM OF TFSM
According to Proposition 2, a procedure for deriving a
state-reduced form of a TFSM is then reduced to derive
the FSM abstraction FSM (S) of TFSM S and the partition
EFSM into equivalent states of the abstraction FSM (S).
When the original TFSM is complete and deterministic,
by construction, the corresponding FSM abstraction is also
complete and deterministic and thus the general procedure
for deriving the partition of an FSM into equivalent states
can be applied for minimizing FSM (S). In the second step
of the procedure the partition E into equivalent states of
TFSM S is derived: states s1 and s2 of TFSM S are in
the same class of E if and only if states (s1, 0) and (s2, 0)
are in the same class of EFSM . A state-reduced form of
S is derived using the partition E in the usual way. For
example, after applying the above procedure to TFSM S
in Figure 1, the TFSM in Figure 3 is obtained and this
TFSM is state-reduced and equivalent to S, i.e., it is a
state-reduced form of TFSM S.
All state-reduced forms of a TFSM S have the same num-
ber of states, but differently from complete deterministic
FSMs, in general, a state-reduced form of a TFSM is not
unique. The reason is that for timed FSMs not only the
state set should be minimized as it happens for standard
s0 s1
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i, [1, 2)/(o2, 3)
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Fig. 3. A state-reduced form of TFSM S in Figure 1.
FSMs but also timed guards and timeouts need to be
minimized too. In particular, in some cases, input timed
guards at some states could be merged as well as the value
of input timeouts could be minimized. For example, in
the following we will prove, by applying our minimization
procedure, that the timeout ∆S(s0) = (s3, 2) of the state-
reduced TFSM S in Figure 3 can be replaced with timeout
∆S(s0) = (s1, 1) without breaking the equivalence relation
between TFSMs in Figures 1 and 3. In Tvardovskii et al.
(2017), a class of time-reduced TFSMs for which time
aspects are also optimized is introduced.
An FSM with timed guards and timeouts S is time-reduced
if for each two transitions (s, i, o, s′, g1, d), (s, i, o, s′, g2, d) ∈
λS it holds that timed guards g1 and g2 cannot be merged
into a single guard, namely, that g1 ∪ g2 is not an interval
of the form min,max. Moreover, for each state s such
that ∆S(s) = (s
′, T ), it holds that for each state s′′ and
integer T ′ < T , TFSM S′ which is obtained from S by
replacing the timeout at state s by ∆S(s) = (s
′′, T ′), is not
equivalent to S. Given a deterministic complete TFSM S,
a state- and time-reduced TFSM P that is equivalent to S
is a minimal form of TFSM S.
If for two transitions (s, i, o, s′, g1, d), (s, i, o, s′, g2, d) ∈ λS
of TFSM S timed guards g1 and g2 can be merged into
a single guard, then these two transitions can be replaced
by a transition (s, i, o, s′, g1 ∪ g2, d). Minimal timeouts for
states of TFSM S can be found by analyzing the FSM
abstraction FSM (S). In order to find a minimal timeout at
state s, states (s, 1), . . . , (s, j), . . . of the FSM abstraction
are considered. If there exists a state (s′, 0) such that
states (s′, 0) and (s, j) are equivalent, then a transition
((s, (j − 1, j)), t, t, (s, j)) of FSM (S) can be replaced by
a transition ((s, (j − 1, j)), t, t, (s′, 0)). This means that
the timeout at state s of TFSM S can be replaced by
∆S(s) = (s
′, j) without changing the TFSM behavior.
Thus, for each state s, a minimal timeout that does not
change the behavior of the TFSM can be found.
Hence, given a TFSM S, a minimal form of S, i.e., a state-
time-reduced TFSM, can be derived using two operations:
(1) transitions under the same input where timed guards
can be merged should be replaced by a single transition;
(2) each timeout should be set to the minimum value.
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s0 s1
s2
i, [0, 1)/(o1, 1)
1
i, [0, 1)/(o2, 3)
1
i, [0, 1)/(o3, 1) 1
Fig. 4. State- and time-reduced form of TFSM S (Fig-
ure 1).
The following procedure derives such a state- and time-
reduced TFSM.
(1) Replace every pair of transitions (s, i, o, s′, g1, d), (s, i,
o, s′, g2, d) of S such that g1 and g2 can be merged into
a single timed guard, by a transition (s, i, o, s′, g1 ∪
g2, d).
(2) Derive the FSM abstraction FSM (S) of TFSM S
and the partition EFSM into equivalent states of the
abstraction FSM (S). Merge every pair of states s1, s2
of S such that (s1, 0) and (s2, 0) are equivalent.
(3) For each state s of TFSM S where ∆S(s) = (s
′, T ),
with T = ∞, determine whether there exists state
(s, j) of FSM (S), 1 ≤ j ≤ T − 1, with minimal j
such that there exists state (s′′, 0) which is equivalent
to (S, j). If there exists such pair of states (s, j) and
(s′′, 0) then replace timeout at state s to ∆S(s) =
(s′′, j).
(4) For each state s of TFSM S where ∆S(s) = (s
′,∞),
determine whether there exists a state (s, j) of
FSM (S), 1 ≤ j ≤ B, with minimal j such that there
exists state (s′′, 0) which is equivalent to (s, j). If
there exists such pair of states (s, j) and (s′′, 0) then
replace timeout at state s by ∆S(s) = (s
′′, j).
(5) For each state s of TFSM S where ∆S(s) = (s
′,∞),
which has not been modified at the previous step,
determine whether there exists a state (s′′, 0) of
FSM (S) such that states (s′′, 0) and (s, (B,∞)) are
equivalent. If there exists such a state (s′′, 0), then
replace timeout at state s by ∆S(s) = (s
′′, B + 1).
(6) For each state s of TFSM S where ∆S(s) = (s
′, T )
and T < ∞, remove any transition (s, i, o, s′, g, d)
such that g ∩ [0, T ) = ∅. If for a transition
(s, i, o, s′, 〈A,B〉, d) it holds that 〈A,B〉 ∩ [0, T ) = ∅
but 〈A,B〉 is not contained in [0, T ), then replace
the transition (s, i, o, s′, 〈A,B〉, d) by a transition
(s, i, o, s′, 〈A, T ), d).
Proposition 3. Given a complete deterministic TFSM S,
the above procedure returns a state- and time-reduced
TFSM P that is equivalent to S.
Proof. Step 1 where transitions (s, i, o, s′, g1, d) and
(s, i, o, s′, g2, d) are merged as a transition (s, i, o, s′, g1 ∪
g2, d), does not change the behavior of TFSM S.
Step 2 builds the partition EFSM of equivalent states
and then merges equivalent states. By Proposition 2, this
operation does not change the behaviour of S.
Consider Step 3 of the procedure for replacing timeouts.
Let s and s′′ be two states of TFSM S such that ∆S(s) =
(s′, T ), and suppose there exists a minimal j < T , such
that states (s, j) and (s′′, 0) of the FSM abstraction
FSM (S) are equivalent. The pair of states (s, j) and
(s′′, 0) will be identified at Step 2 of the procedure. By
Proposition 2, if states (s, j) and (s′′, 0) are equivalent
then the output response of TFSM S at state s′′ to each
timed input sequence coincides with the corresponding
response of TFSM S at state s at time instant j. Thus,
the replacement of a timeout ∆S(s) = (s
′, T ) at state s by
∆S(s) = (s
′′, j) does not change the behavior of TFSM S
at state s. Similarly, the replacement of a timeout at Steps
4 and 5 of the procedure does not change the behavior of
TFSM S.
At Step 6 of the procedure, a transition (s, i, o, s′, g, d) is
removed if the input timed guard g and [0, T ) are disjoint
where ∆S(s) = (s
′′, T ), since this transition cannot be
executed in the TFSM S. Transition (s, i, o, s′, g, d) such
that input timed interval g = [A,B) intersects [0, T ) but
the upper bound of g is beyond the value of timeout T
cannot be executed in the TFSM S for the interval [T,B).
Thus, removing and bounding a transition at Step 6 does
not change the behavior of TFSM S.
We now show that TFSM P is time-reduced. Assume that
for state p0 of TFSM P the timeout ∆P (p0) = (p1, T1) is
replaced by a timeout ∆P (p0) = (p2, T2) where T1 > T2,
and the behavior of TFSM P at state p0 is not changed.
The latter means that in the FSM abstraction FSM (P)
there exists either a pair of equivalent states (p0, T2) and
(p2, 0) or a pair of equivalent states (p0, (T2 − 1,∞)) and
(p2, 0). The pair of equivalent states (p0, T2) and (p2, 0)
does not exist in FSM (P) (Steps 3 and 4 of the procedure).
If there exist equivalent states (p0, (T2−1,∞)) and (p2, 0)
in FSM (P) then the output response of TFSM P at
state p2 to each timed input sequence coincides with that
of TFSM P at state p0 starting from the time instant
T > (T2 − 1). In this case, by construction of the FSM
abstraction FSM (P) has no state (p0, T2), but according
to Step 5 of the procedure, the timeout at state p0 is
replaced by ∆P (p0) = (p2, T2). Thus, equivalent states
(p0, (T2 − 1,∞)) and (p2, 0) do not exist in FSM (P). 
As an example, the minimal form of TFSM S (Figure 1)
obtained by the above procedure is shown in Figure 4.
By direct inspection, one can assure that in Figure 4 the
timeout ∆S(s0) = (s2, 2) has been replaced by the timeout
∆S(s0) = (s1, 1), while a transition (s0, i, o2, s0, [1, 2), 3)
has been removed. At the same time, two transitions from
state s2 have been merged and timeouts ∆S(s1) = (s1,∞)
and ∆S(s2) = (s2,∞) were replaced by ∆S(s1) = (s2, 1)
and ∆S(s2) = (s2, 1), respectively.
The above procedure can be used to obtain state-
and time-reduced TFSMs for both initialized and non-
initialized machines. However, for initialized TFSMs the
result is not necessarily unique up to equivalence. Figure 5
shows an example of two state- and time-reduced TFSMs
that are equivalent but not isomorphic. Notice that when
considered as non-initialized TFSMs the two machines are
not equivalent: in particular, the TFSM P can generate
output o2 only when the input i is received with a delay
of more that 2 time units, while TFSM Q can generate
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Fig. 5. Example of two equivalent state- and time-reduced
initialized TFSMs.
output o2 also when the delay is less than 2 time units by
starting from state q1. In the following we prove that for
non-initialized TFSMs the minimal form is indeed unique.
Theorem 4. Two non-initialized deterministic complete
state- and time-reduced TFSMs are equivalent if and only
if they are isomorphic.
Proof. ⇒ Consider two deterministic complete state-
and time- reduced TFSMs S and P that are equivalent.
Since we are considering non-initialized, complete and
deterministic machines, the two machines are equivalent if
and only if for every state s of S we can find an equivalent
state p of P, and vice-versa. Hence, since both TFSMs
are reduced they must have the same number of states.
Consider the one-to-one correspondence H : S → P such
that H(s) is a state of TFSM P which is equivalent to
state s. We now show that for each pair of states s and
p = H(s) such that ∆S(s) = (s
′, Ts) and ∆S(p) = (p′, Tp),
it holds that Ts = Tp and p
′ = H(s′). If Tp < Ts then
due to the fact that S and P are equivalent, there exists
state s′′ which is equivalent to state p′. Since states s and p
are also equivalent, the timeout at state s can be replaced
by ∆S(s) = (s
′′, T ′s) where T
′
s = Tp < Ts. The latter is
not possible as S is time-reduced. Since P is also time-
reduced, the same reasoning applies when Ts < Tp. Thus,
Tp = Ts. Since states s and p are equivalent, states s
′
and p′ are also equivalent and respectively, p′ = H(s′).
Similar to Tvardovskii and Yevtushenko (2014), since
TFSMs S and P are equivalent, there exists a transition
(s, i, o, s′, g, d) ∈ λS if and only if there exists a transition
(H(s), i, o,H(s′), g, d) ∈ λP . Thus, TFSMs S and P are
isomorphic.
⇐ Since isomorphic TFSMs coincide up to state renaming,
isomorphic TFSMs are equivalent. 
Corollary 5. Given a non-initialized deterministic com-
plete TFSM S, two state- and time-reduced forms of TFSM
S are isomorphic.
Theorem 6. Given a deterministic complete TFSM S, the
minimal form of S is unique.
According to Theorem 6, for FSMs with timed guards
and timeouts, there exists the minimal (canonical) form
that is a well-defined state- and time-reduced TFSM. As a
corollary, similar statements can be drawn for FSMs only
with timed guards or only with timeouts.
Corollary 7. Given a non-initialized deterministic com-
plete FSM S only with timed guards (or only with time-
outs), the minimal form of S is unique.
6. CONCLUSIONS
In this paper we considered a TFSM model with a single
clock that includes timed guards, timeouts and output
delays. Then we derived a procedure to build a minimal
form for deterministic TFSMs that reduces the number of
states, the number of transitions and the timeout values
at each state, and it is unique up to isomorphism for non-
initialized TFSMs.
We believe that our model of timed FSMs strikes a good
balance between expressive power and ease of analysis, and
we plan to continue the research along different lines. A
first line is the extension of the minimization procedure to
nondeterministic TFSMs. We conjecture that this could
be done by replacing the notion of equivalent states with
a weaker one, which can be computed for nondeterministic
machines, like bisimulation, and then by using a procedure
similar to the one proposed in this paper to obtain a state-
and time-reduced TFSM. In this case, however, it would
be very difficult, if not impossible, to guarantee uniqueness
of the obtained minimal machine, which does not hold
even for non-deterministic finite automata (see Kameda
and Weiner (1970)).
A second line of extension is to study the composition of
TFSMs to find sufficient conditions that guarantee that
the composed system can be represented by a single-
clock TFSM, and to derive algorithms that compute the
composition. When considering untimed FSMs, a slow
environment and the absence of livelocks (i.e., states in
a loop making no progress, which means absence of com-
binational cycles in the standard composition of FSMs) is
sufficient to guarantee that the composition is a complete
deterministic FSM. However, it is not the case for TFSMs:
we have some preliminary examples where the compo-
sition of two single-clock TFSMs cannot be represented
using only one clock. This suggests that limitations on the
communication between the components and the external
environment must be introduced to obtain composition op-
erators that are closed with respect to single-clock TFSMs.
Future work includes also deriving tests for TFSMs with
timed guards, timeouts and output delays, and investigat-
ing the solution of equations over timed FSMs to solve
control synthesis problems.
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